

WHAT IS CLAIMED IS:

- 1 1. A method of forming a capacitor, the method comprising:
 - 2 providing a workpiece, the workpiece including at least one capacitor region and at least
 - 3 one transistor region;
 - 4 depositing a first semiconductor layer over the workpiece;
 - 5 forming a hard mask layer over the first semiconductor layer;
 - 6 patterning the hard mask layer with a pattern for at least one bottom electrode in the at
 - 7 least one capacitor region and a pattern for at least one floating gate in the at least one transistor
 - 8 region;
 - 9 forming a first poly-oxide region over the pattern for each at least one floating gate and
 - 10 forming a second poly-oxide region over the pattern for each at least one bottom electrode, the
 - 11 first poly-oxide region having a top surface and the second poly-oxide region having a top
 - 12 surface;
 - 13 removing the hard mask layer, leaving portions of the first semiconductor layer exposed;
 - 14 removing the exposed portions of the first semiconductor layer to form at least one
 - 15 floating gate in the at least one transistor region and at least one bottom electrode in the at least
 - 16 one capacitor region, the at least one floating gate comprising sidewalls and the at least one
 - 17 bottom electrode comprising sidewalls;
 - 18 forming a first oxide layer over the top surface of the first poly-oxide region, the top
 - 19 surface of the second poly-oxide region, the sidewalls of the at least one bottom electrode, and
 - 20 the sidewalls of the at least one floating gate;
 - 21 removing the first oxide layer and the second poly-oxide region in the at least one
 - 22 capacitor region;

23 forming a second oxide layer over at least the at least one capacitor bottom electrode in
24 the capacitor region;
25 depositing a second semiconductor layer over the second oxide layer; and
26 removing portions of the second semiconductor layer to form a control gate proximate
27 each at least one floating gate in the at least one transistor region and a top electrode over each
28 bottom electrode in the at least one capacitor region.

1 2. The method according to Claim 1, wherein removing the first oxide layer and the second
2 poly-oxide region in the at least one capacitor region comprises:

3 depositing a nitride layer over the first oxide layer;
4 removing a portion of the nitride layer to expose at least a portion of the at least one
5 bottom electrode in the capacitor region;
6 removing the first oxide layer and the second poly-oxide region from over a top surface
7 of the bottom electrode; and
8 removing at least portions of the nitride layer.

1 3. The method according to Claim 2, wherein removing the first oxide layer and the second
2 poly-oxide region further comprises removing the first oxide layer from the sidewalls of the
3 bottom electrode.

1 4. The method according to Claim 2, wherein removing the first oxide layer and the second
2 poly-oxide region comprises a wet dip etch process.

1 5. The method according to Claim 2, wherein forming the hard mask layer and depositing
2 the nitride layer comprise depositing silicon nitride.

1 6. The method according to Claim 2, wherein removing at least portions of the nitride layer
2 comprises leaving a spacer comprising the nitride layer on the sidewalls of the at least one
3 floating gate.

1 7. The method according to Claim 6, wherein removing at least portions of the nitride layer
2 comprises an anisotropic etch process.

1 8. The method according to Claim 1, wherein depositing the first semiconductor layer and
2 the second semiconductor layer comprise depositing polysilicon.

1 9. The method according to Claim 1, wherein forming the first oxide layer and the second
2 oxide layer comprise forming silicon dioxide.

1 10. The method according to Claim 1, wherein patterning the hard mask layer comprises
2 depositing a first photoresist layer over the hard mask layer, patterning the first photoresist layer,
3 and using the first photoresist layer to pattern the hard mask layer, and wherein removing
4 portions of the second semiconductor layer comprises depositing a second photoresist layer over
5 the second semiconductor layer, patterning the second photoresist layer, and using the second
6 photoresist layer to pattern the second semiconductor layer.

1 11. The method according to Claim 1, wherein removing the exposed portions of the first
2 semiconductor layer comprises using the first poly-oxide region and the second poly-oxide
3 region as a mask to pattern the first semiconductor layer.

1 12. The method according to Claim 1, wherein the workpiece includes at least one periphery
2 circuit region, wherein removing the portions of the second semiconductor layer further
3 comprises forming at least one gate of a transistor in the at least one periphery circuit region.

1 13. The method according to Claim 1, wherein forming the at least one floating gate in the at
2 least one transistor region and forming the at least one bottom electrode in the at least one
3 capacitor region comprise using a single lithography mask to pattern the first semiconductor
4 layer.

1 14. The method according to Claim 1, wherein forming the control gate in the at least one
2 transistor region and forming the top electrode over each bottom electrode in the at least one
3 capacitor region comprise using a single lithography mask to pattern the second semiconductor
4 layer.

1 15. The method according to Claim 1, wherein forming the first poly-oxide region and
2 forming the second poly-oxide region comprise a wet oxidation process.

1 16. The method according to Claim 1, wherein the method includes forming a split gate
2 transistor in the at least one transistor region, the split gate transistor comprising the floating
3 gate, a gate oxide comprised of the first oxide layer, and the control gate, and wherein the
4 method includes forming a polysilicon-insulator-polysilicon (PIP) capacitor in the at least one
5 capacitor region, the PIP capacitor comprising the bottom electrode, a capacitor dielectric
6 comprising the second oxide layer, and the top electrode.

1 17. The method according to Claim 16, wherein forming the split gate transistor comprises
2 forming a flash memory device.

1 18. The method according to Claim 16, further comprising forming a third oxide layer over
2 the workpiece, before depositing the first semiconductor layer, wherein the third oxide layer
3 comprises a tunnel oxide in at least the transistor region.

1 19. The method according to Claim 18, wherein forming the third oxide layer comprises a
2 thermal oxidation process.

1 20. A method of forming a polysilicon-insulator-polysilicon (PIP) capacitor, the method
2 comprising:
3 providing a workpiece, the workpiece including at least one capacitor region and at least
4 one transistor region;
5 forming a first oxide layer over the workpiece;
6 depositing a first polysilicon layer over the first oxide layer;
7 forming a mask layer over the first polysilicon layer, the mask layer comprising a pattern
8 for at least one bottom electrode in the at least one capacitor region and a pattern for at least one
9 floating gate in the at least one transistor region;
10 forming a first poly-oxide region over the pattern for each at least one floating gate and
11 forming a second poly-oxide region over the pattern for each at least one bottom electrode, the
12 first poly-oxide region having a top surface and the second poly-oxide region having a top
13 surface;
14 removing the mask layer, leaving portions of the first polysilicon layer exposed;
15 using the first poly-oxide region and the second poly-oxide region as a mask to remove
16 the exposed portions of the first polysilicon layer and form at least one floating gate in the at
17 least one transistor region and at least one bottom electrode in the at least one capacitor region,
18 the at least one floating gate comprising sidewalls and the at least one bottom electrode
19 comprising sidewalls;
20 forming a second oxide layer over the top surface of the first poly-oxide region, the top
21 surface of the second poly-oxide region, the sidewalls of the at least one bottom electrode, the
22 sidewalls of the at least one floating gate, and the first oxide layer;
23 depositing a second nitride layer over the second oxide layer;

24 removing a portion of the second nitride layer to expose at least a portion of the second
25 poly-oxide region over the bottom electrode in the capacitor region;
26 removing the second oxide layer and the second poly-oxide region from over a top
27 surface of the bottom electrode in the at least one capacitor region;
28 removing at least portions of the second nitride layer, leaving a spacer comprising the
29 second nitride layer on the sidewalls of the at least one floating gate;
30 forming a third oxide layer over at least the at least one capacitor bottom electrode in the
31 capacitor region;
32 depositing a second polysilicon layer over the third oxide layer;
33 depositing a second photoresist layer over the second polysilicon layer;
34 patterning the second photoresist layer; and
35 using the second photoresist layer to pattern the second polysilicon layer, forming a
36 control gate proximate each at least one floating gate in the at least one transistor region, and
37 forming a top electrode over each bottom electrode in the at least one capacitor region, wherein
38 the bottom electrode, the top electrode, and the third oxide layer disposed between the bottom
39 electrode and top electrode comprise a PIP capacitor.

1 21. The method according to Claim 20, wherein removing the second oxide layer and the
2 second poly-oxide region further comprises removing the second oxide from the sidewalls of the
3 bottom electrode.

1 22. The method according to Claim 20, wherein removing the second oxide layer and the
2 second poly-oxide region comprises a wet dip etch process.

- 1 23. The method according to Claim 20, wherein forming the first oxide layer, the second
2 oxide layer and the third oxide layer comprise forming silicon dioxide.
- 1 24. The method according to Claim 23, wherein forming the first oxide layer comprises a
2 thermal oxidation process.
- 1 25. The method according to Claim 20, wherein the workpiece includes at least one periphery
2 circuit region, wherein patterning the second polysilicon layer further comprises forming at least
3 one gate of a transistor in the at least one periphery circuit region.
- 1 26. The method according to Claim 20, wherein forming the first poly-oxide region and
2 forming the second poly-oxide region comprise a wet oxidation process.
- 1 27. The method according to Claim 20, wherein the method includes forming a split gate
2 transistor in the at least one transistor region, the split gate transistor comprising the floating
3 gate, a gate oxide comprised of the second oxide layer, and the control gate.
- 1 28. The method according to Claim 27, wherein forming the split gate transistor comprises
2 forming a flash memory device.
- 1 29. The method according to Claim 20, wherein the first oxide layer comprises a tunnel oxide
2 in at least the transistor region.

1 30. A semiconductor device, comprising:
2 a workpiece, the workpiece including at least one capacitor region and at least one
3 transistor region;
4 a first oxide layer formed over the workpiece;
5 a floating gate disposed over the first oxide layer in the at least one transistor region, the
6 floating gate comprising sidewalls;
7 a bottom electrode disposed over the first oxide layer in the at least one capacitor region,
8 the floating gate and bottom electrode being formed from a first semiconductor layer;
9 a poly-oxide region disposed over the floating gate, the poly-oxide region having a top
10 surface;
11 a second oxide layer disposed over the top surface of the poly-oxide region and the
12 sidewalls of the at least one floating gate in the at least one transistor region;
13 a third oxide layer disposed over the bottom electrode in the at least one capacitor region
14 and over the first oxide layer in the at least one transistor region;
15 a control gate proximate the floating gate in the at least one transistor region; and
16 a top electrode disposed over each bottom electrode in the at least one capacitor region,
17 the control gate and the top electrode being formed from a second semiconductor layer.

1 31. The semiconductor device according to Claim 30, further comprising a spacer disposed
2 over the second oxide layer on the sidewalls of the floating gate.

1 32. The semiconductor device according to Claim 31, wherein the spacer comprises a nitride.

1 33. The semiconductor device according to Claim 30, wherein the first oxide layer, second
2 oxide layer, and the third oxide layer comprise silicon dioxide.

1 34. The semiconductor device according to Claim 30, wherein the first semiconductor layer
2 and the second semiconductor layer comprise polysilicon.

1 35. The semiconductor device according to Claim 30, wherein the workpiece includes at least
2 one periphery circuit region, further comprising a transistor gate formed in the at least one
3 periphery circuit region, the transistor gate being formed from the second semiconductor layer.

1 36. The semiconductor device according to Claim 30, wherein the device includes a split gate
2 transistor in the at least one transistor region, the split gate transistor comprising the floating
3 gate, a gate oxide comprised of the first oxide layer, and the control gate, and wherein the device
4 includes a polysilicon-insulator-polysilicon (PIP) capacitor in the at least one capacitor region,
5 the PIP capacitor comprising the bottom electrode, a capacitor dielectric comprising the third
6 oxide layer, and the top electrode.

1 37. The semiconductor device according to Claim 36, wherein the split gate transistor
2 comprises a flash memory device.